


SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

Power Block Diagram

 Apple Inc.

DRAWING NUMBER  
051-8600

REVISION  
A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH

PAGE  
3 OF 110

SHEET  
3 OF 92






State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

PROTO 0 DEBUG LEDS

 Apple Inc.

DRAWING NUMBER  
051-8600


REVISION  
A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH

PAGE  
5 OF 110


SHEET  
5 OF 92






CPU Heatsink

4mm Plated Holes (998-0850)



DIMM CONNECTOR NUTS

Nuts (805-9582)



PCH HEATSINK

EMC Springs (870-1125) Removed 2009-10-05


Rear Cover

Standoffs (860-1255)




Backer Plate

Nuts (835-0269)





For EMC

EMC Spring (870-1577); Near DIMMs



EMC POGO Pins (870-1698); Near DIMMs




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE		Holes	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 92



8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS				NC ON UNUSED SATA ALIASES			
<div>TP_CPU_RSVD&lt;41..29&gt; == NC_CPU_RSVD&lt;41..29&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_CPU_RSVD&lt;26..1&gt; == NC_CPU_RSVD&lt;26..1&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_CPU_FC_AE38 == NC_CPU_FC_AE38 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_CPU_FC_AG40 == NC_CPU_FC_AG40 MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_E_D2RN == NC_SATA_E_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_E_D2RP == NC_SATA_E_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</div>			
NC ON UNUSED PCI ALIASES				NC ON UNUSED DISPLAY ALIASES			
<div>TP_PCI_AD&lt;31..0&gt; == NC_PCI_AD&lt;31..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCI_C_BE_L&lt;3..0&gt; == NC_PCI_C_BE_L&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCIE_CLK100M_XDPP == NC_PCIE_CLK100M_XDPP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCIE_CLK100M_XDPN == NC_PCIE_CLK100M_XDPN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DMI_CLK100M_LAP == NC_DMI_CLK100M_LAP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DMI_CLK100M_LAN == NC_DMI_CLK100M_LAN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_LPC_DREQ1_L == NC_LPC_DREQ1_L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCIE_CLK100M_PES5P == NC_PCIE_CLK100M_PES5P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCIE_CLK100M_PES5N == NC_PCIE_CLK100M_PES5N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_NV_RCOMP == NC_NV_RCOMP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>PCIE_CLK100M_EXCARD_P == NC_PCIE_CLK100M_EXCARD_P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>PCIE_CLK100M_EXCARD_N == NC_PCIE_CLK100M_EXCARD_N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_7N == NC_USB_7N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_7P == NC_USB_7P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_6N == NC_USB_6N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_6P == NC_USB_6P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_1N == NC_USB_1N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_1P == NC_USB_1P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_3N == NC_USB_3N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_3P == NC_USB_3P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_5N == NC_USB_5N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_5P == NC_USB_5P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_9N == NC_USB_9N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_9P == NC_USB_9P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_10N == NC_USB_10N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_10P == NC_USB_10P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_11N == NC_USB_11N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_11P == NC_USB_11P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_12N == NC_USB_12N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_12P == NC_USB_12P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_13N == NC_USB_13N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_USB_13P == NC_USB_13P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>PCIE_EXCARD_D2R_P == NC_PCIE_EXCARD_D2R_P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>PCIE_EXCARD_D2R_N == NC_PCIE_EXCARD_D2R_N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>PCIE_EXCARD_R2D_C_P == NC_PCIE_EXCARD_R2D_C_P MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>PCIE_EXCARD_R2D_C_N == NC_PCIE_EXCARD_R2D_C_N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SDVO_STALLN == NC_SDVO_STALLN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SDVO_STALLP == NC_SDVO_STALLP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SDVO_INTN == NC_SDVO_INTN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_SDVO_INTP == NC_SDVO_INTP MAKE_BASE=TRUE NO_TEST=TRUE</div>			
NC ON UNUSED NAND ALIASES				NC ON UNUSED MEM ALIASES			
<div>TP_NV_CE_L&lt;3..0&gt; == NC_NV_CE_L&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_NV_DQS&lt;1..0&gt; == NC_NV_DQS&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_NV_DO&lt;15..0&gt; == NC_NV_DO&lt;15..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_NV_RB_L == NC_NV_RB_L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_NV_WR_RE_L&lt;1..0&gt; == NC_NV_WR_RE_L&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_NV_WE_CK_L&lt;1..0&gt; == NC_NV_WE_CK_L&lt;1..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>TP_DP_IG_B_MLN&lt;3..0&gt; == NC_DP_IG_B_MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_B_MLP&lt;3..0&gt; == NC_DP_IG_B_MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_B_AUX_N == NC_DP_IG_B_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_B_AUX_P == NC_DP_IG_B_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_B_DDC_CLK == NC_DP_IG_B_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_B_DDC_DATA == NC_DP_IG_B_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_MLN&lt;3..0&gt; == NC_DP_IG_C_MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_MLP&lt;3..0&gt; == NC_DP_IG_C_MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_AUX_N == NC_DP_IG_C_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_AUX_P == NC_DP_IG_C_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_MLN&lt;3..0&gt; == NC_DP_IG_D_MLN&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_MLP&lt;3..0&gt; == NC_DP_IG_D_MLP&lt;3..0&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_AUXN == NC_DP_IG_D_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_AUXP == NC_DP_IG_D_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_GFX_VID&lt;0..6&gt; == NC_GFX_VID&lt;0..6&gt; MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_GFX_VSENSE_N == NC_GFX_VSENSE_N MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_GFX_VSENSE_P == NC_GFX_VSENSE_P MAKE_BASE=TRUE NO_TEST=TRUE</div>			
NC ON UNUSED MISC ALIASES				SYNC MASTER=K75F MLB SYNC DATE=04/14/2010			
<div>TP_JTAG_XDP_TRST_L == NC_JTAG_XDP_TRST_L MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE</div> <div>TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE</div>				<div>UNUSED SIGNAL ALIAS</div> <div>Apple Inc.</div> <div>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div> <div>DRAWING NUMBER 051-8600 REVISION A.0.0 BRANCH PAGE 8 OF 110 SHEET 8 OF 92</div>			
8	7	6	5	4	3	2	1



SYNC MASTER=K75F\_MLB


SYNC DATE=04/14/2010


PAGE TITLE		UNUSED SIGNAL ALIAS	
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	8 OF 110
		SHEET	8 OF 92








PAGE TITLE		CPU DMI / PEG / FDI / RSVD	
 Apple Inc.	DRAWING NUMBER	051-8600	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT I/II NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED		PAGE 10 OF 110	
		SHEET 10 OF 92	








SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010


PAGE TITLE		
CPU POWER		
Apple Inc.		DRAWING NUMBER
		051-8600
REVISION		SIZE
A.0.0		D
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE		13 OF 110
SHEET		13 OF 92












CPU VCORE DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805




BULK CAPS ON CPU VREG PAGE 74

VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805


PLACEMENT\_NOTE (C1650-C1657):

Place under socket cavity on secondary side.



PLACEMENT\_NOTE (C1660-C1666):


Place at edge of socket.



BULK CAPS ON CPU VREG PAGE 72


Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = FUNCTION MSI[2:0] DEFAULT (110)  
VID[5:3] = IMON CONFIG DEFAULT (101)  
VID[6] = Reserved (0)  
VID[7] = VRD SELECT (0)  
PSI# = Reserved (0)

MSI - MARKET SEGMENT IDENTIFICATION  
PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.  
Instead call out appropriate BOM GROUP defined in tables above.

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

CPU NON-GFX DECOUPLING

Apple Inc.

051-8600

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


16 OF 110

16 OF 92





SYNC MASTER=K75F MLB


SYNC DATE=04/14/2010

PAGE TITLE	
CPU/PCH GFX DECOUPLING	
 Apple Inc.	DRAWING NUMBER 051-8600
REVISION A.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE 17 OF 110	SHEET 17 OF 92





PAGE TITLE		
PCH DMI/FDI/GRAPHICS		
 Apple Inc.	DRAWING NUMBER	051-8600
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	19 OF 110	
SHEET	19 OF 92	




SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

PAGE TITLE

PCH PCI/FLASHCACHE/USB

 Apple Inc.

051-8600

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH


PAGE


SHEET


20 OF 110

20 OF 92










SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

PAGE TITLE		PCH GROUNDS	
	Apple Inc.		DRAWING NUMBER
			051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 110
		SHEET	23 OF 92



D

D

C

C


B

B


A

A

PROCESSOR XDP



PCH XDP



SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

PAGE TITLE

EXTENDED DEBUG PORT (XDP)

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8600

REVISION

A.0.0

BRANCH

PAGE

25 OF 110

SHEET

25 OF 92

www.vinafix.vn

8

7

6

5

4

3

2

1






8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



## C



A




## 1




---


4















www.vinafix.vn





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE		PCI-E Wireless Connector	
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB HUB-1



BOM TABLE

SYNC MASTER=K75F MLB SYNC DATE=04/14/2010

PAGE TITLE

**USB HUB 1**

Apple Inc.

DRAWING NUMBER 051-8600 SIZE D


REVISION A.0.0

BRANCH

PAGE 35 OF 110

SHEET 34 OF 92

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED





D

C

B

A


D

C

B


A

CAESAR II DECOUPLING




ENET POWER ENABLE CIRCUIT


ENET\_PWR\_ON = "S0" || (S3 power && WOL\_EN)





CAESAR II 1V2 RAIL SUPPLY




CAESAR II LED SUPPORT



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
CAESAR II SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-8600
		SIZE	D
		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	38 OF 110
		SHEET	37 OF 92



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
ETHERNET CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	39 OF 110
		SHEET	38 OF 92





[illegible]

```

30 =FW CLKREQ_L == FW CLKREQ_L 15 18 25
                                MAKE_BASE=TRUE

30 =FW PME_L == FW PME_L 15 21
                                MAKE_BASE=TRUE

35 =PPVP FW PHY CPS == PPVP FW PHY CPS 41 81
                                MAKE_BASE=TRUE

```

41 40 39 e =PP3V3 FW FWPHY

NOSTUFF

1 R4255 10K 5% 1/16W MF-LF 402

1 R4256 10K 5% 1/16W MF-LF 402

39 =FWPHY\_DS0 == FW\_PHY\_DS0 MAKE\_BASE=TRUE

39 =FWPHY\_DS1 == FW\_PHY\_DS1 MAKE\_BASE=TRUE

1 R4258 10K 5% 1/16W MF-LF 402

39 =FWPHY\_PCO == FW\_PHY\_PCO MAKE\_BASE=TRUE

1 R4257 10K 5% 1/16W MF-LF 402

iMacs are now one port only and have Power Code "000"

TI PHY requires 1uF, not 0.33uF spec value.

TI PHY "Peaking Inductors" To improve Data Eye.

```

39  FW_P1_TPBias      ==  NC_FW_PORT1_TPBias
                                MAKE_BASE=TRUE
                                NO_TEST=TRUE

86 39  FW_P1_TPA_P      ==  NC_FW_PORT1_TPA_P
                                MAKE_BASE=TRUE
                                NO_TEST=TRUE


86 39  FW_P1_TPA_N      ==  NC_FW_PORT1_TPA_N
                                MAKE_BASE=TRUE
                                NO_TEST=TRUE

39  FW_P2_TPBias      ==  NC_FW_PORT2_TPBias
                                MAKE_BASE=TRUE
                                NO_TEST=TRUE


86 39  FW_P2_TPA_P      ==  NC_FW_PORT2_TPA_P
                                MAKE_BASE=TRUE
                                NO_TEST=TRUE


86 39  FW_P2_TPA_N      ==  NC_FW_PORT2_TPA_N
                                MAKE_BASE=TRUE
                                NO_TEST=TRUE

```

SYNCH MASTER=K75F MLB		SYNCH DATE=04/14/2010	
PAGE TITLE			
FW: 1394B MISC			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8600	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
BRANCH		PAGE	
		42 OF 110	
SHEET		40 OF 92	












BLURAY DECRYPTOR CONN & FLTR




IR RECEIVER CONNECTOR




SD Card Reader Board Connector




CAMERA CONNECTOR & FILTER




K37L (BLUETOOTH) CONNECTOR




WM CONNECTOR




PAGE TITLE		SYNC DATE=04/14/2010	
Internal USB Connections		DRAWING NUMBER	
Apple Inc.		051-8600	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		47 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		44 OF 92	




SMC Reset Button / Brownout Detect




SMC Crystal Circuit




POWER BUTTON




SMC AVREF Supply




PM\_EXTTS\_L / MEM\_EVENT LEVEL SHIFTING




PORT 7 ANALOG SENSORS





PORT D ANALOG SENSORS (INTERNAL PULLUPS)




UNUSED TP/NC ALIASES




MISC. SIGNAL ALIASES



SMC PROCHOT 3.3V LEVEL SHIFTING



SMC & MXM THERMTRIP LEVEL SHIFTING



SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-8600

REVISION  
A.0.0


PAGE  
50 OF 110


SHEET  
46 OF 92



Alternate SPI ROM Support


SPI Bus Series Resistance Option

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	51 OF 110
SHEET		47 OF 92	









## D



## B




## D





## B




www.vinafix.vn





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
HD AND OD FAN			
 Apple Inc.	DRAWING NUMBER	051-8600	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	56 OF 110
		SHEET	52 OF 92




SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
CPU FAN			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	53 OF 92







SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 110
		SHEET	54 OF 92




PAGE TITLE		PAGE NUMBER	
AUDIO: CODEC/REGULATOR		051-8600	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		62 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		55 OF 92	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





TWEETER SPEAKER AMPLIFIER  
MAX9736B APN:353S2042


GAIN = -4.8(20K/17.4K)      TURN ON TIME: 110MS  
CODEC OUT = 1.335VRMS      TURN ON DELAY: 150MS  
AMP VOUT = 7.355VRMS      RIN = 17.4 OHMS  
FC = 19.5 HZ  
POUT = 6.76 W INTO 8 OHMS @ 1% THD+N


SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
AUDIO: Tweeter Amp 1			
 Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 110
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

```

GAIN = -4.8(20K/17.4K)    TURN ON TIME: 110MS
CODEC OUT = 1.335VRMS    TURN ON DELAY: 150MS
AMP VOUT = 7.355VRMS     RIN = 17.4 OHMS
POUT = 6.76 W INTO 8 OHMS FC = 19.5 HZ
                        @ 1% THD+N

```






INTERNAL MIC CON  
APPLE P/N 518S0677


SPEAKER CABLE CONNECTORS  
APPLE P/N 518S0748  
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS  
MIN LINE WIDTH=0.5MM  
MIN NECK WIDTH=0.2MM  
CRITICAL  
J6603  
78048-0573  
M-RT-SM



REMOTE I/O CONNECTOR  
APPLE P/N 518S0723

CRITICAL  
J6600  
20143-020E-20F  
F-RT-SM



SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
Audio: MLB to I/O Conn.			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256



FLP = 8.82 KHZ  
FHP = 80 HZ



PAGE TITLE		SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
AUDIO: Mikey		DRAWING NUMBER		SIZE	
Apple Inc.		051-8600		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		68 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		61 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

D

C

B

A

D





C

B

A


# SLP\_S4 ENABLES

State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0




# SLP\_M ENABLES

THIS SLP\_M CIRCUIT IS A BACKUP IN CASE VCC\_ME IS REQUIRED IN ANY STATE OTHER THAN S0. DELETE AFTER PROTO1



# SLP\_S3 ENABLES



OTHER RAILS ENABLED BY P3V3\_S0 AND P5V\_S0:  
PP1V8\_S0 VREG (CPU PLL)

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

POWER SEQUENCING ENABLES

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER  
051-8600

REVISION  
A.0.0


PAGE  
69 OF 110


SHEET  
62 OF 92











SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
VREG: CPU CORE -		PHASES 1-3	
	Apple Inc.		DRAWING NUMBER
			051-8600
			SIZE
		REVISION	D
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	72 OF 110
		SHEET	65 OF 92





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
VREG: CPU CORE - PHASE 4			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8600		D
	REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		73 OF 110	
SHEET		66 OF 92	

D

C

B


A

D

C

B

A



CPU VTT REG 1.1V/30A

O/P= PPVTT\_S0\_CPU\_REG

CPU VTT  
VOUT = 1.1V OR 1.05V  
PEAK = 35A  
AVG = 30A

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

CPU VTT REGULATOR

Apple Inc.

051-8600

A.0.0

74 OF 110

67 OF 92

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05\_S0\_REG

PP1V05\_S0\_REG  
VOUT = 1.05V  
PEAK = 7.5A  
AVG = 3A



PAGE TITLE			
IBEX PEAK CORE			
 Apple Inc.	DRAWING NUMBER	051-8600	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	76 OF 110
		SHEET	68 OF 92


# 3V3 S5 REGULATOR

# 5V S3 REGULATOR


Power Rating ?

5V OUTPUT

3V3 OUTPUT




1.5 V DDR SUPPLY




PPDDR\_S3\_REG  
VOUT = 1.5V  
PEAK = 11A  
AVG = 6.7A

1.8 V SUPPLY





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
1.5V / 1.8V VREGS			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Supply needs to guarantee 3.31V delivered to SMC VRef generator




REMOVE for K60/K61



SYNC MASTER-K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
1.05 S5 SUPPLY			
	Apple Inc.		DRAWING NUMBER 051-8600
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 79 OF 110	
		SHEET 71 OF 92	





SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE		S3+S0 FETS	
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	80 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	72 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## Page Notes

Power aliases required by this page:


- =PP3V3\_S0\_MXM  
- =PP5V\_S0\_MXM  
- =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
(NONE)






BOM options provided by this page:

- MXM

74 73 63 6 =PP3V3\_S0\_MXM



MXM  
J8400  
B35P101-0121  
F-RT-SM  
(2 OF 4)  
APPLE P/N: 516S0699



### MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.0 A	3.3 W
5V	2.5 A	12.5 W
PWR (7-20V)	UP TO 10 A	PLATFORM DEPENDENT

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
MXM PCIe, DP & Power			
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		84 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		73 OF 92	
IV ALL RIGHTS RESERVED			




Page Notes

Power aliases required by this page:  
- =PP3V3\_S0\_MXM

Signal aliases required by this page:  
- =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
- =SMB\_MXM\_THRM\_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



PAGE TITLE		SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
MXM I/O		DRAWING NUMBER		SIZE	
Apple Inc.		051-8600		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		A.0.0			
		PAGE		SHEET	
		85 OF 110		74 OF 92	

8	7	6	5	4	3	2	1
MXM TX CAPS				MXM RX CAPS			
D	84 9	18	PEG R2D C P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<15>	84 73 84
	84 9	18	PEG R2D C N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<15>	84 73 84
	84 9	18	PEG R2D C N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<14>	84 73 84
	84 9	18	PEG R2D C P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<14>	84 73 84
	84 9	18	PEG R2D C N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<13>	84 73 84
	84 9	18	PEG R2D C P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<13>	84 73 84
	84 9	18	PEG R2D C P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<12>	84 73 84
	84 9	18	PEG R2D C N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<12>	84 73 84
	84 9	18	PEG R2D C N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<11>	84 73 84
	84 9	18	PEG R2D C P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<11>	84 73 84
C	84 9	18	PEG R2D C N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<10>	84 73 84
	84 9	18	PEG R2D C P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<10>	84 73 84
	84 9	18	PEG R2D C P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<9>	84 73 84
	84 9	18	PEG R2D C N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<9>	84 73 84
	84 9	18	PEG R2D C N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<8>	84 73 84
	84 9	18	PEG R2D C P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<8>	84 73 84
	84 9	18	PEG R2D C P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<7>	84 73 84
	84 9	18	PEG R2D C N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<7>	84 73 84
	84 9	18	PEG R2D C P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<6>	84 73 84
	84 9	18	PEG R2D C N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<6>	84 73 84
B	84 9	18	PEG R2D C N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<5>	84 73 84
	84 9	18	PEG R2D C P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<5>	84 73 84
	84 9	18	PEG R2D C N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<4>	84 73 84
	84 9	18	PEG R2D C P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<4>	84 73 84
	84 9	18	PEG R2D C P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<3>	84 73 84
	84 9	18	PEG R2D C N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<3>	84 73 84
	84 9	18	PEG R2D C N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<2>	84 73 84
	84 9	18	PEG R2D C P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<2>	84 73 84
	84 9	18	PEG R2D C P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<1>	84 73 84
	84 9	18	PEG R2D C N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<1>	84 73 84
A	84 9	18	PEG R2D C N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<0>	84 73 84
	84 9	18	PEG R2D C P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<0>	84 73 84
	84 73	18	MXM PCIE D2R P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<0>	84 9 84
	84 73	18	MXM PCIE D2R N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<0>	84 9 84
	84 73	18	MXM PCIE D2R P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<1>	84 9 84
	84 73	18	MXM PCIE D2R N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<1>	84 9 84
	84 73	18	MXM PCIE D2R P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<2>	84 9 84
	84 73	18	MXM PCIE D2R N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<2>	84 9 84
	84 73	18	MXM PCIE D2R P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<3>	84 9 84
	84 73	18	MXM PCIE D2R N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<3>	84 9 84
C	84 73	18	MXM PCIE D2R P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<4>	84 9 84
	84 73	18	MXM PCIE D2R N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<4>	84 9 84
	84 73	18	MXM PCIE D2R P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<5>	84 9 84
	84 73	18	MXM PCIE D2R N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<5>	84 9 84
	84 73	18	MXM PCIE D2R P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<6>	84 9 84
	84 73	18	MXM PCIE D2R N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<6>	84 9 84
	84 73	18	MXM PCIE D2R P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<7>	84 9 84
	84 73	18	MXM PCIE D2R N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<7>	84 9 84
	84 73	18	MXM PCIE D2R P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<8>	84 9 84
	84 73	18	MXM PCIE D2R N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<8>	84 9 84
B	84 73	18	MXM PCIE D2R P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<9>	84 9 84
	84 73	18	MXM PCIE D2R N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<9>	84 9 84
	84 73	18	MXM PCIE D2R P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<10>	84 9 84
	84 73	18	MXM PCIE D2R N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<10>	84 9 84
	84 73	18	MXM PCIE D2R P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<11>	84 9 84
	84 73	18	MXM PCIE D2R N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<11>	84 9 84
	84 73	18	MXM PCIE D2R P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<12>	84 9 84
	84 73	18	MXM PCIE D2R N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<12>	84 9 84
	84 73	18	MXM PCIE D2R P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<13>	84 9 84
	84 73	18	MXM PCIE D2R N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<13>	84 9 84
A	84 73	18	MXM PCIE D2R P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<14>	84 9 84
	84 73	18	MXM PCIE D2R N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<14>	84 9 84
	84 73	18	MXM PCIE D2R P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<15>	84 9 84
	84 73	18	MXM PCIE D2R N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<15>	84 9 84
	www.vinafix.vn						
MXM PCIE CAPS				DRAWING NUMBER 051-8600			
Apple Inc.				REVISION A.0.0			
NOTICE OF PROPRIETARY PROPERTY:				BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				PAGE 86 OF 110			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				SHEET 75 OF 92			
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART							
IV ALL RIGHTS RESERVED							

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

## Page Notes

Power aliases required by this page:  
- =PF3V3\_S0\_DP

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

## Unused MXM Interfaces

## Unused MXM DP Interfaces

## Display: Aliases

SYNC\_MASTER=K75F\_MLB SYNC\_DATE=04/14/2010

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8600	3.0.0
SCALE	SBT	OF
NONE	76	92

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

## C



A


D

C

B

**A**







EQ & Re-Driver for DP source

Common mode bias for Tx EQ AUX interception

DisplayPort Mux 1  
Analog mux at External Connector

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
Display: BiDiVi Mux1			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-8600	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		91 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 92	
IV ALL RIGHTS RESERVED			






SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

Display: Ext DP Connector



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8600

REVISION

A.0.0

BRANCH


PAGE

94 OF 110

SHEET

80 OF 92

www.vinafix.vn



PANEL/BACKLIGHT CONTROL MUX

External AUX Channel and HPD Buffers & filters

DisplayPort  
AUDIO MUX

BiDiVi MUX Enable

AUX Bias Enable

SMC Signals for BiDiVi

SMC

Inputs	Outputs	Default Values
P21*	P27	S5/S3
P22*	PF3	S0
P23*	PF4	
P25*	PF6	
PG0	PF7	
	P26	

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE		Display: BiDiVi Support	
Apple Inc.		DRAWING NUMBER	051-8600
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	95 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	81 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_35S	*	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=35_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING\_RULE\_SET

LAYER

LINE-TO-LINE SPACING

WEIGHT

MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DQ_ODD2DQ_ODD	*	=3:1_SPACING	?
MEM_DQ_ODD2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_EVEN	*	=3:1_SPACING	?
MEM_DQ_EVEN2MEM	*	=3:1_SPACING	?
MEM_DQ_EVEN2DQ_ODD	*	=5:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DQ_ODD	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CLK	MEM_DQ_EVEN	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_ODD	MEM_CLK	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_CTRL	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_CMD	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_DQ_ODD	*	MEM_DQ_ODD2DQ_ODD
MEM_DQ_ODD	MEM_DQS	*	MEM_DQ_ODD2MEM
MEM_DQ_ODD	MEM_DQ_EVEN	*	MEM_DQ_EVEN2DQ_ODD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQ_ODD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQ_EVEN	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DQ_ODD	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CMD	MEM_DQ_EVEN	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DQ_ODD	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER
MEM_DQ_EVEN	*	*	MEM_2OTHER

Need to support MEM\_\*-style wildcards!

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_POWER_PHY	*	MEM_POWER_WIDTH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER	*	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_RCOMP_PHY	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_RCOMP	*	0.2 MM	?

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_70D	MEM_CLK	MEM_A_CLK P<3..0>
MEM_70D	MEM_CLK	MEM_A_CLK N<3..0>
MEM_39S	MEM_CTRL	MEM_A_CKE<3..0>
MEM_39S	MEM_CTRL	MEM_A_CS L<3..0>
MEM_39S	MEM_CTRL	MEM_A_ODT<3..0>
MEM_35S	MEM_CMD	MEM_A_A<15..0>
MEM_35S	MEM_CMD	MEM_A_BA<2..0>
MEM_35S	MEM_CMD	MEM_A_RAS L
MEM_35S	MEM_CMD	MEM_A_CAS L
MEM_35S	MEM_CMD	MEM_A_WE L
MEM_45S	MEM_DQ_EVEN	MEM_A_DQ<7..0>
MEM_45S	MEM_DQ_EVEN	MEM_A_DM<0>
MEM_45S	MEM_DQ_ODD	MEM_A_DQ<15..8>
MEM_45S	MEM_DQ_ODD	MEM_A_DM<1>
MEM_45S	MEM_DQ_EVEN	MEM_A_DQ<23..16>
MEM_45S	MEM_DQ_EVEN	MEM_A_DM<2>
MEM_45S	MEM_DQ_ODD	MEM_A_DQ<31..24>
MEM_45S	MEM_DQ_ODD	MEM_A_DM<3>
MEM_45S	MEM_DQ_EVEN	MEM_A_DQ<39..32>
MEM_45S	MEM_DQ_EVEN	MEM_A_DM<4>
MEM_45S	MEM_DQ_ODD	MEM_A_DQ<47..40>
MEM_45S	MEM_DQ_ODD	MEM_A_DM<5>
MEM_45S	MEM_DQ_EVEN	MEM_A_DQ<55..48>
MEM_45S	MEM_DQ_EVEN	MEM_A_DM<6>
MEM_45S	MEM_DQ_ODD	MEM_A_DQ<63..56>
MEM_45S	MEM_DQ_ODD	MEM_A_DM<7>
MEM_70D	MEM_DQS	MEM_A_DQS P<0>
MEM_70D	MEM_DQS	MEM_A_DQS N<0>
MEM_70D	MEM_DQS	MEM_A_DQS P<1>
MEM_70D	MEM_DQS	MEM_A_DQS N<1>
MEM_70D	MEM_DQS	MEM_A_DQS P<2>
MEM_70D	MEM_DQS	MEM_A_DQS N<2>
MEM_70D	MEM_DQS	MEM_A_DQS P<3>
MEM_70D	MEM_DQS	MEM_A_DQS N<3>
MEM_70D	MEM_DQS	MEM_A_DQS P<4>
MEM_70D	MEM_DQS	MEM_A_DQS N<4>
MEM_70D	MEM_DQS	MEM_A_DQS P<5>
MEM_70D	MEM_DQS	MEM_A_DQS N<5>
MEM_70D	MEM_DQS	MEM_A_DQS P<6>
MEM_70D	MEM_DQS	MEM_A_DQS N<6>
MEM_70D	MEM_DQS	MEM_A_DQS P<7>
MEM_70D	MEM_DQS	MEM_A_DQS N<7>
MEM_70D	MEM_CLK	MEM_B_CLK P<3..0>
MEM_70D	MEM_CLK	MEM_B_CLK N<3..0>
MEM_39S	MEM_CTRL	MEM_B_CKE<3..0>
MEM_39S	MEM_CTRL	MEM_B_CS L<3..0>
MEM_39S	MEM_CTRL	MEM_B_ODT<3..0>
MEM_35S	MEM_CMD	MEM_B_A<15..0>
MEM_35S	MEM_CMD	MEM_B_BA<2..0>
MEM_35S	MEM_CMD	MEM_B_RAS L
MEM_35S	MEM_CMD	MEM_B_CAS L
MEM_35S	MEM_CMD	MEM_B_WE L
MEM_45S	MEM_DQ_EVEN	MEM_B_DQ<7..0>
MEM_45S	MEM_DQ_EVEN	MEM_B_DM<0>
MEM_45S	MEM_DQ_ODD	MEM_B_DQ<15..8>
MEM_45S	MEM_DQ_ODD	MEM_B_DM<1>
MEM_45S	MEM_DQ_EVEN	MEM_B_DQ<23..16>
MEM_45S	MEM_DQ_EVEN	MEM_B_DM<2>
MEM_45S	MEM_DQ_ODD	MEM_B_DQ<31..24>
MEM_45S	MEM_DQ_ODD	MEM_B_DM<3>
MEM_45S	MEM_DQ_EVEN	MEM_B_DQ<39..32>
MEM_45S	MEM_DQ_EVEN	MEM_B_DM<4>
MEM_45S	MEM_DQ_ODD	MEM_B_DQ<47..40>
MEM_45S	MEM_DQ_ODD	MEM_B_DM<5>
MEM_45S	MEM_DQ_EVEN	MEM_B_DQ<55..48>
MEM_45S	MEM_DQ_EVEN	MEM_B_DM<6>
MEM_45S	MEM_DQ_ODD	MEM_B_DQ<63..56>
MEM_45S	MEM_DQ_ODD	MEM_B_DM<7>
MEM_70D	MEM_DQS	MEM_B_DQS P<0>
MEM_70D	MEM_DQS	MEM_B_DQS N<0>
MEM_70D	MEM_DQS	MEM_B_DQS P<1>
MEM_70D	MEM_DQS	MEM_B_DQS N<1>
MEM_70D	MEM_DQS	MEM_B_DQS P<2>
MEM_70D	MEM_DQS	MEM_B_DQS N<2>
MEM_70D	MEM_DQS	MEM_B_DQS P<3>
MEM_70D	MEM_DQS	MEM_B_DQS N<3>
MEM_70D	MEM_DQS	MEM_B_DQS P<4>
MEM_70D	MEM_DQS	MEM_B_DQS N<4>
MEM_70D	MEM_DQS	MEM_B_DQS P<5>
MEM_70D	MEM_DQS	MEM_B_DQS N<5>
MEM_70D	MEM_DQS	MEM_B_DQS P<6>
MEM_70D	MEM_DQS	MEM_B_DQS N<6>
MEM_70D	MEM_DQS	MEM_B_DQS P<7>
MEM_70D	MEM_DQS	MEM_B_DQS N<7>
MEM_RCOMP_PHY	MEM_RCOMP	CPU_SM_RCOMP0
MEM_RCOMP_PHY	MEM_RCOMP	CPU_SM_RCOMP1
MEM_RCOMP_PHY	MEM_RCOMP	CPU_SM_RCOMP2
MEM_70D	MEM_DQS	TP MEM_B_DQS P<8>
MEM_70D	MEM_DQS	TP MEM_B_DQS N<8>
MEM_70D	MEM_DQS	TP MEM_A_DQS P<8>
MEM_70D	MEM_DQS	TP MEM_A_DQS N<8>

ADD RULES TO NC\_DQS<8>  
TO CLEAR CHECK\_PLUS ERRORS

MEMORY POWER PROPERTIES

VOLTAGE	NET_TYPE	
	PHYSICAL	SPACING
1.85V	MEM_POWER_PHY	MEM_POWER
1.85V	MEM_POWER_PHY	MEM_POWER
1.85V	MEM_POWER_PHY	MEM_POWER
1.85V	MEM_POWER_PHY	MEM_POWER
1.85V	MEM_POWER_PHY	MEM_POWER
1.85V	MEM_POWER_PHY	MEM_POWER

CPU DIMM VREF A

CPU DIMM VREF B

VREFMARGIN DIMMA DQ

VREFMARGIN DIMMB DQ

CPU DIMM VREF A SW

CPU DIMM VREF B SW

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_70D	MEM_DQS	MEM_B_DQS P<0>
MEM_70D	MEM_DQS	MEM_B_DQS N<0>
MEM_70D	MEM_DQS	MEM_B_DQS P<1>
MEM_70D	MEM_DQS	MEM_B_DQS N<1>
MEM_70D	MEM_DQS	MEM_B_DQS P<2>
MEM_70D	MEM_DQS	MEM_B_DQS N<2>
MEM_70D	MEM_DQS	MEM_B_DQS P<3>
MEM_70D	MEM_DQS	MEM_B_DQS N<3>
MEM_70D	MEM_DQS	MEM_B_DQS P<4>
MEM_70D	MEM_DQS	MEM_B_DQS N<4>
MEM_70D	MEM_DQS	MEM_B_DQS P<5>
MEM_70D	MEM_DQS	MEM_B_DQS N<5>
MEM_70D	MEM_DQS	MEM_B_DQS P<6>
MEM_70D	MEM_DQS	MEM_B_DQS N<6>
MEM_70D	MEM_DQS	MEM_B_DQS P<7>
MEM_70D	MEM_DQS	MEM_B_DQS N<7>
MEM_RCOMP_PHY	MEM_RCOMP	CPU_SM_RCOMP0
MEM_RCOMP_PHY	MEM_RCOMP	CPU_SM_RCOMP1
MEM_RCOMP_PHY	MEM_RCOMP	CPU_SM_RCOMP2
MEM_70D	MEM_DQS	TP MEM_B_DQS P<8>
MEM_70D	MEM_DQS	TP MEM_B_DQS N<8>
MEM_70D	MEM_DQS	TP MEM_A_DQS P<8>
MEM_70D	MEM_DQS	TP MEM_A_DQS N<8>

ADD RULES TO NC\_DQS<8>  
TO CLEAR CHECK\_PLUS ERRORS

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

Memory Constraints

Apple Inc.

051-8600

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

101 OF 110

83 OF 92

8

7

6

5

4

3

2

1

www.vinafix.vn



## PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?

## CPU























PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

## SATA Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
FDI MISC				
		CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>
		CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>
		CPU_50S	CPU_AGTL	FDI_INT
SATA SSD				
		SATA_85D	SATA	SATA_SSD R2D C P
		SATA_85D	SATA	SATA_SSD R2D C N
		SATA_85D	SATA	SATA_SSD R2D P
		SATA_85D	SATA	SATA_SSD R2D N
		SATA_85D	SATA	SATA_SSD D2R P
		SATA_85D	SATA	SATA_SSD D2R N
		SATA_85D	SATA	SATA_SSD D2R C P
		SATA_85D	SATA	SATA_SSD D2R C N
CLOCKS				
		CLK_PCIE 100D	CLK_PCIE	DMI MIDBUS CLK100M P
		CLK_PCIE 100D	CLK_PCIE	DMI MIDBUS CLK100M N
CPU ITP				
		CPU_50S	CPU_ITP	XDP_BPM L<7..0>
		CPU_50S	CPU_ITP	CPU_CFG<17..0>
		CPU_50S	CPU_ITP	XDP_OBSDATA A<3..0>
CPU MISC				
		CPU_50S	CPU_RCOMP	CPU_PEG_COMP
		CPU_50S	CPU_RCOMP	CPU_PEG_RB1AS
		CPU_50S	CPU_RCOMP	CPU_COMP3
		CPU_50S	CPU_RCOMP	CPU_COMP2
		CPU_50S	CPU_RCOMP	CPU_COMP1
		CPU_50S	CPU_RCOMP	CPU_COMP0

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOC

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
PCIE GRAPHICS			
□	PCIE_85D	PCIE	PEG R2D C P<15..0>
□	PCIE_85D	PCIE	PEG R2D C N<15..0>
□	PCIE_85D	PCIE	PEG D2R P<15..0>
□	PCIE_85D	PCIE	PEG D2R N<15..0>
□	PCIE_85D	PCIE	MXM PCIE R2D P<15..0>
□	PCIE_85D	PCIE	MXM PCIE R2D N<15..0>
□	PCIE_85D	PCIE	MXM PCIE D2R P<15..0>
□	PCIE_85D	PCIE	MXM PCIE D2R N<15..0>
PCIE I/O			
□	PCIE_85D	PCIE	PCIE MINI R2D P
□	PCIE_85D	PCIE	PCIE MINI R2D N
□	PCIE_85D	PCIE	PCIE MINI R2D C P
□	PCIE_85D	PCIE	PCIE MINI R2D C N
□	PCIE_85D	PCIE	PCIE MINI D2R P
□	PCIE_85D	PCIE	PCIE MINI D2R N
□	PCIE_85D	PCIE	PCIE MINI R2D L P
□	PCIE_85D	PCIE	PCIE MINI R2D L N
□	PCIE_85D	PCIE	PCIE FW R2D P
□	PCIE_85D	PCIE	PCIE FW R2D N
□	PCIE_85D	PCIE	PCIE FW R2D C P
□	PCIE_85D	PCIE	PCIE FW R2D C N
□	PCIE_85D	PCIE	PCIE FW D2R P
□	PCIE_85D	PCIE	PCIE FW D2R N
□	PCIE_85D	PCIE	PCIE FW D2R C P
□	PCIE_85D	PCIE	PCIE FW D2R C N
DMI			
□	PCIE_85D	PCIE	DMI S2N P<3..0>
□	PCIE_85D	PCIE	DMI S2N N<3..0>
□	PCIE_85D	PCIE	DMI N2S P<3..0>
□	PCIE_85D	PCIE	DMI N2S N<3..0>
FDI			
□	PCIE_85D	PCIE	FDI DATA N<7..0>
□	PCIE_85D	PCIE	FDI DATA P<15..0>
PCIE REF CLOCKS			
□	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE P
□	CLK_PCIE_100D	CLK_PCIE	GPU CLK100M PCIE N
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI_CON P
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI_CON N
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI_P
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI_N
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW_P
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW_N
□	ENET_100D	ENET_MII	PCIE CLK100M ENET_P
□	ENET_100D	ENET_MII	PCIE CLK100M ENET_N
SATA			
□	SATA_85D	SATA	SATA HDD R2D C P
□	SATA_85D	SATA	SATA HDD R2D C N
□	SATA_85D	SATA	SATA HDD R2D P
□	SATA_85D	SATA	SATA HDD R2D N
□	SATA_85D	SATA	SATA HDD D2R P
□	SATA_85D	SATA	SATA HDD D2R N
□	SATA_85D	SATA	SATA HDD D2R C P
□	SATA_85D	SATA	SATA HDD D2R C N
□	SATA_85D	SATA	SATA ODD R2D C P
□	SATA_85D	SATA	SATA ODD R2D C N
□	SATA_85D	SATA	SATA ODD R2D P
□	SATA_85D	SATA	SATA ODD R2D N
□	SATA_85D	SATA	SATA ODD D2R P
□	SATA_85D	SATA	SATA ODD D2R N
□	SATA_85D	SATA	SATA ODD D2R C P
□	SATA_85D	SATA	SATA ODD D2R C N
CLOCKS			
□	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M CPU_P
□	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M CPU_N
□	CLK_PCIE_100D	CLK_PCIE	GFx CLK120M DPLLSS_P
□	CLK_PCIE_100D	CLK_PCIE	GFx CLK120M DPLLSS_N
□	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M ITP_P
□	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M ITP_N
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M CPU_P
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M CPU_N
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M PCH_P
□	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M PCH_N
□	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M PCH_P
□	CLK_PCIE_100D	CLK_PCIE	FSB CLK133M PCH_N
□	CLK_PCIE_100D	CLK_PCIE	PCH CLK96M DOT_P
□	CLK_PCIE_100D	CLK_PCIE	PCH CLK96M DOT_N
□	CLK_PCIE_100D	CLK_PCIE	PCH CLK100M SATA_P
□	CLK_PCIE_100D	CLK_PCIE	PCH CLK100M SATA_N

SYNC MASTER=K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
PCIE/DMI/FDI/SATA CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8600	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		102 OF 110	
SHEET		84 OF 92	

## PCH CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	0.2 MM	?
COMP_PCH	*	0.2 MM	?

## PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	0.2 MM	?

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	0.15 MM	?
CLK_LPC	*	0.2 MM	?

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	0.2 MM	?

## XTAL Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PCB	PCB
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI REQ0 L	20
	PCI_55S	PCI	PCI REQ1 L	20
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIOUT	20 27
	CLK_PCI_55S	CLK_PCI	PCH CLK33M PCIIIN	18 27
	LPC_55S	LPC	LPC AD<3..0>	18 45 47
	LPC_55S	LPC	LPC FRAME L	18 45 47
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	20 27
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	27 45
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	27 47
	CLK_LPC_55S	PM	PM CLK32K SUSCLK R	9 19 91
	CLK_LPC_55S	PM	PM CLK32K SUSCLK	9 45 91
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS R	20 27
	USB_90D	USB	USB EXTA P	34 43
	USB_90D	USB	USB EXTA N	34 43
	USB_90D	USB	USB PORT0 P	43
	USB_90D	USB	USB PORT0 N	43
	USB_90D	USB	USB EXTB P	35 43
	USB_90D	USB	USB EXTB N	35 43
	USB_90D	USB	USB PORT1 P	43
	USB_90D	USB	USB PORT1 N	43
	USB_90D	USB	USB EXTC P	34 43
	USB_90D	USB	USB EXTC N	34 43
	USB_90D	USB	USB PORT2 P	43
	USB_90D	USB	USB PORT2 N	43
	USB_90D	USB	USB EXTD P	35 43
	USB_90D	USB	USB EXTD N	35 43
	USB_90D	USB	USB D MUXED P	43
	USB_90D	USB	USB D MUXED N	43
	USB_90D	USB	USB PORT3 P	43
	USB_90D	USB	USB PORT3 N	43
	USB_90D	USB	USB CAMERA P	34 44
	USB_90D	USB	USB CAMERA N	34 44
	USB_90D	USB	USB CAMERA L P	44 92
	USB_90D	USB	USB CAMERA L N	44 92
	USB_90D	USB	USB BT P	35 44
	USB_90D	USB	USB BT N	35 44
	USB_90D	USB	USB BT L P	44 92
	USB_90D	USB	USB BT L N	44 92
	USB_90D	USB	USB IR P	34 44
	USB_90D	USB	USB IR N	34 44
	USB_90D	USB	USB IR L P	44 92
	USB_90D	USB	USB IR L N	44 92
	USB_90D	USB	USB SDCARD P	35 44
	USB_90D	USB	USB SDCARD N	35 44
	USB_90D	USB	USB SDCARD L P	44 92
	USB_90D	USB	USB SDCARD L N	44 92
	USB_90D	USB	USB WM P	20 44
	USB_90D	USB	USB WM N	20 44
	USB_90D	USB	USB WM L P	44
	USB_90D	USB	USB WM L N	44
	USB_90D	USB	USB MINI P	
	USB_90D	USB	USB MINI N	
	USB_90D	USB	USB BRCRYPT P	20 44
	USB_90D	USB	USB BRCRYPT N	20 44
	CLK_XTAL	XTAL	PCH CLK32K RTCX1	18 27
	CLK_XTAL	XTAL	PCH CLK32K RTCX2	18 27
	CLK_XTAL	XTAL	CK505 XTAL IN	26
	CLK_XTAL	XTAL	CK505 XTAL OUT	26
	CLK_PCH_55S	CLK_PCH	PCH CLK14P3M REFCLK	18 26
	USB_90D	USB	USB BRCRYPT L P	44
	USB_90D	USB	USB BRCRYPT L N	44
	USB_90D	USB	USB HUB1 UP P	20 34
	USB_90D	USB	USB HUB1 UP N	20 34
	USB_90D	USB	USB HUB2 UP P	20 35
	USB_90D	USB	USB HUB2 UP N	20 35

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	SPI_55S	SPI	SPI CLK R	18 47 54
	SPI_55S	SPI	SPI CLK	54
	SPI_55S	SPI	SPI MOSI R	18 47 54
	SPI_55S	SPI	SPI MOSI	54
	SPI_55S	SPI	SPI MISO	18 47 54
	SPI_55S	SPI	SPI MISO R	54
	SPI_55S	SPI	SPI CS0 R L	18 47
	SPI_55S	SPI	SPI CS0 L	47
	SPI_55S	SPI	SPI MLB CS L	47 54
	SPI_55S	SPI	SPI ALT CS L	47
	SPI_55S	SPI	SPITROM USE MLB	21 47
	SPI_55S	SPI	SPI ALT MOSI	47
	SPI_55S	SPI	SPI ALT MISO	47
	SPI_55S	SPI	SPI ALT CLK	47
	HDA_55S	HDA	HDA BIT CLK	18 55
	HDA_55S	HDA	HDA BIT CLK R	18
	HDA_55S	HDA	HDA RST L	18 55
	HDA_55S	HDA	HDA RST R L	18
	HDA_55S	HDA	HDA SDOUT	18 55
	HDA_55S	HDA	HDA SDOUT R	18
	HDA_55S	HDA	HDA SYNC	18 55
	HDA_55S	HDA	HDA SYNC R	18
	HDA_55S	HDA	HDA SDIN0	18 55
	HDA_55S	HDA	AUD SDI R	55
		HDA	AUD SPDIF IN	55 81
		HDA	AUD SPDIF OUT	55 59
		HDA	AUD SPDIF CHIP	55
	HDA_55S	HDA	AUD SPKR OUTLO1L NOUT	57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO1L POUT	57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO1R NOUT	57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO1R POUT	57 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2L NOUT	58 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2L POUT	58 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2R NOUT	58 59 92
	HDA_55S	HDA	AUD SPKR OUTLO2R POUT	58 59 92
	CLK_XTAL	XTAL	PCH CLK25M XTALOUT	18 27
	CLK_XTAL	XTAL	PCH CLK25M XTALIN	18 27
	PCH_55S	COMP_PCH	PCH USB RBIAS	20
	PCH_55S	COMP_PCH	PCH SATAICOMP	18
	PCH_55S	COMP_PCH	PCH XCLK RCOMP	18
	PCH_55S	COMP_PCH	PCH DMI COMP	19
	CLK_XTAL	XTAL	USB HUB1 XTAL1	34
	CLK_XTAL	XTAL	USB HUB1 XTAL2	34
	PCH_55S	COMP_PCH	USB HUB1 RBIAS	34
	CLK_XTAL	XTAL	USB HUB2 XTAL1	35
	CLK_XTAL	XTAL	USB HUB2 XTAL2	35
	PCH_55S	COMP_PCH	USB HUB2 RBIAS	35




















PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
ASSIGNED IN CONT. MGR.		PHYSICAL	SPACING	
		DP_850	DISPLAYPORT	DP ML_CONN P<3..0> 80
		DP_850	DISPLAYPORT	DP ML_CONN N<3..0> 80
		DP_850	DISPLAYPORT	DP INT_LINK_CONN P<3..0> 77
		DP_850	DISPLAYPORT	DP INT_LINK_CONN N<3..0> 77
		DP_850	DISPLAYPORT	DP INT_LINK P<3..0> 77 79
		DP_850	DISPLAYPORT	DP INT_LINK N<3..0> 77 79
		DP_850	DISPLAYPORT	DP INT_AUXCH P 77 79
		DP_850	DISPLAYPORT	DP INT_AUXCH N 77 79
		DP_850	DISPLAYPORT	DP EXT_LINK P<3..0> 78 80
		DP_850	DISPLAYPORT	DP EXT_LINK N<3..0> 78 80
		DP_850	DISPLAYPORT	DP EXT_AUXCH P 78 80 81
		DP_850	DISPLAYPORT	DP EXT_AUXCH N 78 80 81
		DP_850	DISPLAYPORT	DP EXT_LINK C P<3..0> 78
		DP_850	DISPLAYPORT	DP EXT_LINK C N<3..0> 78
		DP_850	DISPLAYPORT	MXM_DP A ML P<3..0> 73 78
		DP_850	DISPLAYPORT	MXM_DP A ML N<3..0> 73 78
		DP_850	DISPLAYPORT	MXM_DP A_AUX_C P 78
		DP_850	DISPLAYPORT	MXM_DP A_AUX_C N 78
		DP_850	DISPLAYPORT	MXM_DP A_AUX_P 73 78
		DP_850	DISPLAYPORT	MXM_DP A_AUX_N 73 78
		DP_850	DISPLAYPORT	MXM_DP C ML P<3..0> 73 79
		DP_850	DISPLAYPORT	MXM_DP C ML N<3..0> 73 79
		DP_850	DISPLAYPORT	MXM_DP C_AUX_P 73 79
		DP_850	DISPLAYPORT	MXM_DP C_AUX_N 73 79
		DP_850	DISPLAYPORT	MXM_DP C_AUX_C P 79
		DP_850	DISPLAYPORT	MXM_DP C_AUX_C N 79
		DP_850	DISPLAYPORT	DP_MUX P<3..0> 78 79
		DP_850	DISPLAYPORT	DP_MUX N<3..0> 78 79
		DP_850	DISPLAYPORT	DP_MUX_AUXCH P 78 79
		DP_850	DISPLAYPORT	DP_MUX_AUXCH N 78 79
		DP_850	DISPLAYPORT	DP_EQLZ_AUXCH P 79
		DP_850	DISPLAYPORT	DP_EQLZ_AUXCH N 79
		DP_850	DISPLAYPORT	MXM_DP A ML C P<3..0> 78
		DP_850	DISPLAYPORT	MXM_DP A ML C N<3..0> 78
		DP_850	DISPLAYPORT	MXM_DP C ML C P<3..0> 79
		DP_850	DISPLAYPORT	MXM_DP C ML C N<3..0> 79
		DP_850	DISPLAYPORT	DP_TX_EQ_AUXCH P 78
		DP_850	DISPLAYPORT	DP_TX_EQ_AUXCH N 78
		DP_850	DISPLAYPORT	MXM_DP A ML EQ P<3..0> 78
		DP_850	DISPLAYPORT	MXM_DP A ML EQ N<3..0> 78

UNUSED VIDEO NET PHYSICAL CONSTRAINTS			
	DP_BSD	DISPLAYPORT	MXM DP B AUX P 73 76
	DP_BSD	DISPLAYPORT	MXM DP B AUX N 73 76
	DP_BSD	DISPLAYPORT	MXM DP D AUX P 73 76
	DP_BSD	DISPLAYPORT	MXM DP D AUX N 73 76
	DP_BSD	DISPLAYPORT	MXM LVDS A CLK P 74 76
	DP_BSD	DISPLAYPORT	MXM LVDS A CLK N 74 76
	DP_BSD	DISPLAYPORT	MXM LVDS B CLK P 74 76
	DP_BSD	DISPLAYPORT	MXM LVDS B CLK N 74 76
	DP_BSD	DISPLAYPORT	MXM DP B ML P<3..0> 73 76
	DP_BSD	DISPLAYPORT	MXM DP B ML N<3..0> 73 76
	DP_BSD	DISPLAYPORT	MXM DP D ML P<3..0> 73 76
	DP_BSD	DISPLAYPORT	MXM DP D ML N<3..0> 73 76
	DP_BSD	DISPLAYPORT	MXM LVDS A DATA P<3..0> 74 76
	DP_BSD	DISPLAYPORT	MXM LVDS A DATA N<3..0> 74 76
	DP_BSD	DISPLAYPORT	MXM LVDS B DATA P<3..0> 74 76
	DP_BSD	DISPLAYPORT	MXM LVDS B DATA N<3..0> 74 76

SYNC MASTER-K75F MLB		SYNC DATE=04/14/2010	
PAGE TITLE			
GRAPHICS CONSTRAINTS			
	DRAWING NUMBER		SIZE
	051-8600		D
Apple Inc.		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		87 OF 92	
IV ALL RIGHTS RESERVED			

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET__PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

## SMC SMBus Net Properties

NET_TYPE	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL SPACING
	SMBUS SMC A S3 SCL
	SMBUS SMC A S3 SDA
	SMBUS SMC B S0 SCL
	SMBUS SMC B S0 SDA
	SMBUS SMC 0 S0 SCL
	SMBUS SMC 0 S0 SDA
	SMBUS SMC BSA SCL
	SMBUS SMC BSA SDA
	SMBUS SMC MGMT SCL
	SMBUS SMC MGMT SDA
	SMBUS SMC MGMT SCL
	SMBUS SMC MGMT SDA
	SMBUS PCH S0 CLK
	SMBUS PCH S0 DATA
	SMBUS PCH CLK
	SMBUS PCH DATA
	SML PCH 0 CLK
	SML PCH 0 DATA
	SML PCH 1 CLK
	SML PCH 1 DATA
	SMC XTAL
	CLK XTAL

## SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
1E9	THERM DIFF	THERMAL	SNS T DP1 DN6 51 88
1E10	THERM DIFF	THERMAL	SNS T DN1 DP6 51 88
1E11	THERM DIFF	THERMAL	SNS T DP2 DN3 51
1E12	THERM DIFF	THERMAL	SNS T DN2 DP3 51
1E20	THERM DIFF	THERMAL	SNS T DN1 DP6 51
1E21	THERM DIFF	THERMAL	SNS T DP1 DN6 51 88
1E22			
1E23	THERM DIFF	THERMAL	SNS T DP4 DN5 51
1E24	THERM DIFF	THERMAL	SNS T DN4 DP5 51
1E25			
1E26	THERM DIFF	THERMAL	SNS LCD P 51 92
1E27	THERM DIFF	THERMAL	SNS LCD N 51 92
1E28	THERM DIFF	THERMAL	SNS ODD P 51 92
1E29	THERM DIFF	THERMAL	SNS ODD N 51 92
1E30	THERM DIFF	THERMAL	SNS CPU_H_P 51
1E31	THERM DIFF	THERMAL	SNS CPU_H_N 51
1E32	THERM DIFF	THERMAL	SNS SKIN_P 51 92
1E33	THERM DIFF	THERMAL	SNS SKIN_N 51 92
1E34			
1E35	THERM DIFF	THERMAL	SNS_AMB_P 51 92
1E36	THERM DIFF	THERMAL	SNS_AMB_N 51 92
1E37	THERM DIFF	THERMAL	SNS_MXM_P 51
1E38	THERM DIFF	THERMAL	SNS_MXM_N 51
1E39			
1E40			
1E41	THERM DIFF	THERMAL	SNS_CPU_THERMD_P 10 51
1E42	THERM DIFF	THERMAL	SNS_CPU_THERMD_N 10 51
1E43			
1E44		THERMAL	HDD_OOB_TEMP_FILT 51 92
1E45		THERMAL	HDD_OOB_TEMP 51
1E46		THERMAL	HDD_OOB_TEMP_R 51
1E47		THERMAL	SMC_HDD_OOB_TEMP 51


### SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING
	PHYSICAL		
HE07	THERM_DIFF	THERMAL	MXM ISENSE P 50
HE08	THERM_DIFF	THERMAL	MXM ISENSE N 50
HE09	THERM_DIFF	THERMAL	SENSE CPU 1V5 S3 P 49
HE10	THERM_DIFF	THERMAL	SENSE CPU 1V5 S3 N 49
HE11	THERM_DIFF	THERMAL	SENSE CPU 1V5 S0 P 49
HE12	THERM_DIFF	THERMAL	SENSE CPU 1V5 S0 N 49
HE13	THERM_DIFF	THERMAL	SENSE CPU 1V5 P 49
HE14	THERM_DIFF	THERMAL	SENSE CPU 1V5 N 49
HE15	THERM_DIFF	THERMAL	SENSE CPU VTT P 49
HE16	THERM_DIFF	THERMAL	SENSE CPU VTT N 49
HE17	THERM_DIFF	THERMAL	SENSE CPU VTT1 P 49
HE18	THERM_DIFF	THERMAL	SENSE CPU VTT1 N 49
HE19	THERM_DIFF	THERMAL	SENSE CPU VTT2 P 49
HE20	THERM_DIFF	THERMAL	SENSE CPU VTT2 N 49
HE21			
HE22			
HE23			
HE24			
HE25			
HE26			
HE27			
HE28			
HE29			
HE30			
HE31			
HE32			
HE33			
HE34			
HE35			
HE36			
HE37			
HE38			
HE39			
HE40			
HE41			
HE42			
HE43			
HE44			
HE45			
HE46			
HE47			
HE48			
HE49			
HE50			
HE51			
HE52			
HE53			
HE54			
HE55			
HE56			
HE57			
HE58			
HE59			
HE60			
HE61			
HE62			
HE63			
HE64			
HE65			
HE66			
HE67			
HE68			
HE69			
HE70			
HE71			
HE72			
HE73			
HE74			
HE75			
HE76			
HE77			
HE78			
HE79			
HE80			
HE81			
HE82			
HE83			
HE84			
HE85			
HE86			
HE87			
HE88			
HE89			
HE90			
HE91			
HE92			
HE93			
HE94			
HE95			
HE96			
HE97			
HE98			
HE99			
HE100			
HE101			
HE102			
HE103			
HE104			
HE105			
HE106			
HE107			
HE108			
HE109			
HE110			
HE111			
HE112			
HE113			
HE114			
HE115			
HE116			
HE117			
HE118			
HE119			
HE120			
HE121			
HE122			
HE123			
HE124			
HE125			
HE126			
HE127			
HE128			
HE129			
HE130			
HE131			
HE132			
HE133			
HE134			
HE135			
HE136			
HE137			
HE138			
HE139			
HE140			
HE141			
HE142			
HE143			
HE144			
HE145			
HE146			
HE147			









8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

PAGE TITLE		
BLANK PAGE		
 Apple Inc.	DRAWING NUMBER	051-8600
	REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	108 OF 110
	SHEET	90 OF 92

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE			
PHYSICAL	SPACING		
PM		PLT RESET L	20 27
PM_VTT		PLT RESET LS1V1 L	11
PM		PM ACDC PS ON	6
PM		PM BATLOW L	15 19 45
PM		PM CLK32K SUSCLK	9 45 85
PM		PM CLK32K SUSCLK_R	9 19 85
PM		PM CLKRUN L	15 19 45 47
PM		PM EXT TS L<0>	11 46
PM		PM EXT TS L<1>	11 46
PM		PM LAN PWRGD	15 19
PM_VTT		FSB CPURSTOUT L	11 25
PM		USB HUB RESET L	34 35
PM_VTT		PM MEM PWRGD	11 19
PM		PM ME PWRGD	19 63
PM		PM ME S0_EN G	72
PM		PM ME S0_EN G1	72
PM		PM ME S0_EN_R	72
PM		PM MXM PGOOD	63 74
PM		PM PCH PWRGD	19 63
PM		PM PGOOD DDRREG S3	5 62 70
PM		PM PGOOD PVCORE CPU	5 26 63 64
PM		PM PWRBTN L	19 25 45
PM		PM RSMRST L	45 62
PM		PM RSMRST_PCH L	19 62
PM		PM SLP_M L	5 19 62
PM		PM SLP_M_R	
PM		PM SLP_S3 L	5 19 32 33 37 46 62 63
PM		PM SLP_S3 L AND S0_RDY	
PM		PM SLP_S4_1 L	19 62
PM		PM SLP_S4_2 L	19 45 46
PM		PM SLP_S4_3 L	5 19
PM		PM SLP_S4 L	19 32
PM		PM SLP_S5 L	19 45
PM_VTT		PM SUS_PWR_ACK	19
PM_VTT		PM SYNC	11 19
PM		SDCARD_PLT_RST L	27 44
PM		PM SYSRST L	19 27 45
PM		PM SYS_PWRGD	19 32 63
PM_VTT		PM THRMTRIP L	11 21 46
PM		RSMRST_PWRGD	45 63
PM		RTC RESET L	18 91
PM_VTT		CPU_PWRGD	11 21 25
PM		CPU RESET L	11 27
PM		PGOOD_1V05ME_G1	63
PM		PGOOD_1V05ME_G2	63
PM		PGOOD_1V8_S0_G1	63
PM		PGOOD_1V8_S0_G2	63
PM		PGOOD_CPU_GFX_DDR	63
PM		PGOOD_P12V_S3	
PM		PGOOD_P1V05_ME_S5	
PM		PGOOD_P1V5_S0	72
PM		PGOOD_P1V8_S0	63
PM		PGOOD_P3V3_ME	72
PM		PGOOD_P3V3_S0	48 63 72
PM		PGOOD_P3V3_S3	34 72
PM		PGOOD_P5V_S0	62 72
PM		PGOOD_PCH_AND_P1V8	63
PM		PGOOD_PCH_S0	63
PM		PGOOD_SYSPWROK	63
PM		PGOOD_SYSPWROK_R	63
PM		RTC RESET L	18 91
PM		P12V_S3_EN	62 72
PM		P1V05_ME_SM_EN	62 72
PM		P1V5_S0_EN	62 72
PM		P3V3ME_EN	62 72
PM		P3V3S0_EN	62 72
PM		P3V3S3_EN	62 72
PM		P5VS0_EN	62 72
PM		P5VS3_EN	62 49
PM		PCHCORE_REG_EN	62 68
PM		PCHCORE_REG_PGOOD	5 62 63 68
PM		PEG RESET L	9 27
PM		SDCARD RESET	21 25 44 92

NET_TYPE			
PHYSICAL	SPACING		
PM		4V5_REG_EN	55
PM		ALL_SYS_PWRGD_R	6 25 32 63
PM		ALL_SYS_PWRGD_SMC	45 63
PM		CK505_27MHZ_EN	26
PM		CPUVTT_REG_EN	62 67
PM_VTT		CPUVTT_REG_PGOOD	11 62 63 67
PM		CPU_MEM_RESET_L	11 32
PM		DDRVT EN	32 62 70
PM		DEBUG_RESET_L	27 47
PM		FWPHY_RESET_L	39
PM		FWIO_SNOOP_EN	39
PM		FW_RESET_L	27 39
PM		GFX_VR_EN	
PM		GFX_VR_PGOOD	
PM		LAN_RESET_L	27 36
PM		MEM_RESET_L	30 31 32
PM		MINI_RESET_L	27 33
PM		SMC_DELAYED_PWRGD	46 63
PM		SMC_LRESET_L	27 45
PM		SMC_RESET_L	45 46 47
PM		T28_RESET_L	
PM_VTT		XDP_CPUPWRGD	11 25
PM_VTT		XDP_DBRESET_L	11 25 27
PM_VTT		XDP_PWRGD	25

NET PHYSICAL FOR NC NETS  
REMOVE WHEN CHECKPLUS IS FIXED

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
PCIE_GRAPHICS			
NC_PCIE_CLK100M_EXCARD_N	NC_PCIE_CLK100M_EXCARD_P		
NC_PCIE_CLK100M_EXCARD_P	NC_PCIE_EXCARD_D2R_N		
NC_PCIE_EXCARD_D2R_N	NC_PCIE_EXCARD_D2R_P		
NC_PCIE_EXCARD_R2D_C_N	NC_PCIE_EXCARD_R2D_C_P		
NC_USB_EXCARD_N	NC_USB_EXCARD_P		
NC_USB_EXCARD_P	NC_USB_EXTE_N		
NC_USB_EXTE_N	NC_USB_EXTE_P		
NC_USB_TPAD_N	NC_USB_TPAD_P		

	8	7	6	5	4	3	2	1
	FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT							
	J4700 USB CAMERA							
	<div><div>IN</div><div>PP5V_S3_CAMERA</div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=1</div></div> <div><div>85 44</div><div>IN</div><div>USB_CAMERA_L_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 44</div><div>IN</div><div>USB_CAMERA_L_N</div><div>FUNC_TEST=TRUE</div></div> <div>1 PP5V_S3_REG Testpoint near J4700</div> <div>2 Ground Testpoints near J4700</div>							
	J4750 USB CARD READER							
	<div><div>85 44</div><div>IN</div><div>USB_SDCARD_L_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 44</div><div>IN</div><div>USB_SDCARD_L_N</div><div>FUNC_TEST=TRUE</div></div> <div><div>91 44 25 21</div><div>IN</div><div>SDCARD_RESET</div><div>FUNC_TEST=TRUE</div></div> <div>1 PP3V3_S3 Testpoint near J4750</div> <div>2 Ground Testpoints near J4750</div>							
	J4720 USB BLUETOOTH							
	<div><div>85 44</div><div>IN</div><div>USB_BT_L_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 44</div><div>IN</div><div>USB_BT_L_N</div><div>FUNC_TEST=TRUE</div></div> <div>1 PP3V3_S3 Testpoint near J4720</div> <div>2 Ground Testpoints near J4720</div>							
	J4780 IR BOARD							
	<div><div>85 44</div><div>IN</div><div>USB_IR_L_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 44</div><div>IN</div><div>USB_IR_L_N</div><div>FUNC_TEST=TRUE</div></div> <div>1 PP5V_S3_REG Testpoint near J4780</div> <div>2 Ground Testpoints near J4780</div>							
	J4520 SATA ODD (HIGH SPEED)							
	<div><div>84 42</div><div>IN</div><div>SATA_ODD_R2D_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>84 42</div><div>IN</div><div>SATA_ODD_R2D_N</div><div>FUNC_TEST=TRUE</div></div> <div><div>84 42</div><div>IN</div><div>SATA_ODD_D2R_C_N</div><div>FUNC_TEST=TRUE</div></div> <div><div>84 42</div><div>IN</div><div>SATA_ODD_D2R_C_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>45 42</div><div>IN</div><div>SMC_ODD_DETECT</div><div>FUNC_TEST=TRUE</div></div> <div>1 PP5V_S0 Testpoint near J4520</div> <div>5 Ground Testpoints near J4520</div>							
	J4510 SATA HDD (HIGH SPEED)							
	<div><div>84 42</div><div>IN</div><div>SATA_HDD_R2D_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>84 42</div><div>IN</div><div>SATA_HDD_R2D_N</div><div>FUNC_TEST=TRUE</div></div> <div><div>84 42</div><div>IN</div><div>SATA_HDD_D2R_C_N</div><div>FUNC_TEST=TRUE</div></div> <div><div>84 42</div><div>IN</div><div>SATA_HDD_D2R_C_P</div><div>FUNC_TEST=TRUE</div></div> <div>3 Ground Testpoints near J4510</div>							
	J5520 ANALOG LCD TEMP SENSOR							
	<div><div>88 51</div><div>IN</div><div>SNS_LCD_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>88 51</div><div>IN</div><div>SNS_LCD_N</div><div>FUNC_TEST=TRUE</div></div>							
	J5521 AMBIENT TEMP SENSOR							
	<div><div>88 51</div><div>IN</div><div>SNS_AMB_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>88 51</div><div>IN</div><div>SNS_AMB_N</div><div>FUNC_TEST=TRUE</div></div>							
	J5551 ODD TEMP SENSOR							
	<div><div>88 51</div><div>IN</div><div>SNS_ODD_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>88 51</div><div>IN</div><div>SNS_ODD_N</div><div>FUNC_TEST=TRUE</div></div>							
	J5600 ODD FAN							
	<div><div>52</div><div>IN</div><div>FAN_0_PWR_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>52</div><div>IN</div><div>FAN_TACH0_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>89 52</div><div>IN</div><div>PP12V_S0_FAN0_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>52</div><div>IN</div><div>FAN_0_GND</div><div>FUNC_TEST=TRUE</div></div>							
	J5700 CPU FAN							
	<div><div>53</div><div>IN</div><div>FAN_2_PWR_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>53</div><div>IN</div><div>FAN_TACH2_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>89 53</div><div>IN</div><div>PP12V_S0_FAN2_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>53</div><div>IN</div><div>FAN_2_GND</div><div>FUNC_TEST=TRUE</div></div>							
	J5601 HD FAN							
	<div><div>52</div><div>IN</div><div>FAN_1_PWR_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>52</div><div>IN</div><div>FAN_TACH1_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>89 52</div><div>IN</div><div>PP12V_S0_FAN1_L</div><div>FUNC_TEST=TRUE</div></div> <div><div>52</div><div>IN</div><div>FAN_1_GND</div><div>FUNC_TEST=TRUE</div></div>							
	J5550 HDD TEMP SENSOR							
	<div><div>88 51</div><div>IN</div><div>HDD_OOB_TEMP_FILT</div><div>FUNC_TEST=TRUE</div></div>							
	J5560 SKIN TEMP SENSOR							
	<div><div>88 51</div><div>IN</div><div>SNS_SKIN_P</div><div>FUNC_TEST=TRUE</div></div> <div><div>88 51</div><div>IN</div><div>SNS_SKIN_N</div><div>FUNC_TEST=TRUE</div></div>							
	J6601 AUDIO MICROPHONE							
	<div><div>59</div><div>IN</div><div>AUD_MIC_IN1_N_CONN</div><div>FUNC_TEST=TRUE</div></div> <div><div>59</div><div>IN</div><div>GND_AUDIO_MIC1_CONN</div><div>FUNC_TEST=TRUE</div></div> <div><div>59</div><div>IN</div><div>AUD_MIC_IN1_P_CONN</div><div>FUNC_TEST=TRUE</div></div> <div>1 Ground Testpoint near J6601</div>							
	J6602 AUDIO RIGHT SPEAKER							
	<div><div>85 59 58</div><div>IN</div><div>AUD_SPKR_OUTLO2R_POUT</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 59 58</div><div>IN</div><div>AUD_SPKR_OUTLO2R_NOUT</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 59 57</div><div>IN</div><div>AUD_SPKR_OUTLO1R_POUT</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 59 57</div><div>IN</div><div>AUD_SPKR_OUTLO1R_NOUT</div><div>FUNC_TEST=TRUE</div></div>							
	J6603 AUDIO LEFT SPEAKER							
	<div><div>85 59 58</div><div>IN</div><div>AUD_SPKR_OUTLO2L_POUT</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 59 58</div><div>IN</div><div>AUD_SPKR_OUTLO2L_NOUT</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 59 57</div><div>IN</div><div>AUD_SPKR_OUTLO1L_POUT</div><div>FUNC_TEST=TRUE</div></div> <div><div>85 59 57</div><div>IN</div><div>AUD_SPKR_OUTLO1L_NOUT</div><div>FUNC_TEST=TRUE</div></div>							
	GND 16 TP/S							
	<div><div>59</div><div>IN</div><div>GND</div><div>16 TP/S</div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=16</div></div>							
	PP3V3_S3 2 TP/S							
	<div><div>89 6</div><div>IN</div><div>PP3V3_S3</div><div>2 TP/S</div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=2</div></div>							
	PP5V_S3_REG 2 TP/S							
	<div><div>69 6</div><div>IN</div><div>PP5V_S3_REG</div><div>2 TP/S</div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=1</div></div>							
	PP5V_S0							
	<div><div>89 6</div><div>IN</div><div>PP5V_S0</div><div>FUNC_TEST=TRUE</div><div>MIN_ALLOWED_TPS=1</div></div>							
	8	7	6	5	4	3	2	1

SYNC MASTER=K75F MLB

SYNC DATE=04/14/2010

K22/K23 ICT/FCT

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8600

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

110 OF 110

SHEET

92 OF 92

www.vinafix.vn